

Complexity Management and Design Optimization Regarding a Variety of Triple Modular Redundancy Schemes through Automation

NASA



Melanie Berg

MEI Technologies- NASA/GSFC Radiation Effects and Analysis Group
Melanie.D.Berg@NASA.gov

Agenda

NASA


- **Section I: Single Event Effects in Digital Logic**
- **Section II: FPGA Basics – Architectural Differences**
- **Section III: Reducing System Error: Common Mitigation Techniques**
 - Triple Modular Redundancy:
 - Block Triple Modular Redundancy (BTMR)
 - Local Triple Modular Redundancy (LTMR)
 - Global Triple Modular Redundancy (GTMR)
- **Section IV: The Automation Process**

Presented by Melanie Berg MARLUG Applied Physics Lab, Maryland March 26th 2010

Page 2

Section I: Single Event Effects in Digital Logic

NASA



HEO: Highly Elliptical Orbit

GEO: Geosynchronous Earth Orbit

MEO: Medium Earth Orbit

Van Allen Radiation Belts:

Illustrated by Aerospace Corp

Presented by Melanie Berg

MARLUG Applied Physics Lab, Maryland March 26th 2010

Page 3

Source of Faults: SEEs and Ionizing Particles

NASA

Single Event Effects (SEEs)

- Terrestrial devices are susceptible to faults mostly due to:

- **alpha particles:** from packaging and doping and
- **Neutrons:** caused by Galactic Cosmic Ray (GCR) Interactions that enter into the earth's atmosphere.

- Devices expected to operate at higher altitude (Aerospace and Military) are more prone to upsets caused by:

- **Heavy ions:** direct ionization
- **Protons:** secondary effects

Energy emitted from an atom or nucleus in the form of waves or particles

Presented by Melanie Berg


MARLUG Applied Physics Lab, Maryland March 26th 2010

Page 4

Device Penetration of Heavy Ions and Linear Energy Transfer (LET)

NASA

- LET characterizes the deposition of charged particles
- Based on Average energy loss per unit path length (stopping power)
- Mass is used to normalize LET to the target material



Average energy deposited per unit path length

Density of target material

Units

Presented by Melanie Berg

MARLUG Applied Physics Lab Maryland March 26th 2010

Page 5

LET vs. Error Cross Section Graph


NASA

Error Cross Sections are calculated per LET value in order to characterize the number of potential faults and error rates in the space environment

Terminology:

- Flux: Particles/(sec-cm²)
- Fluence: Particles/cm²
- Error cross section(σ): #errors normalized by fluence
- Error cross section is calculated at several LET values (particle spectrum)

LET vs. σ :



Presented by Melanie Berg

MARLUG Applied Physics Lab Maryland March 26th 2010

Page 6

Single Event Faults and Common Terminology

NASA

- Single Event Latch Up (SEL): Device latches in high current state
- Single Event Burnout (SEB): Device draws high current and burns out
- Single Event Gate Rupture (SEGR): Gate destroyed typically in power MOSFETs
- Single Event Transient (SET):** current spike due to ionization. Dissipates through bulk
- Single Event Upset (SEU):** transient is caught by a memory element
- Single Event Functional Interrupt (SEFI) -** upset disrupts function

Presented by Melanie Berg


MARLUG: Applied Physics Lab, Maryland March 26th 2010

Page 7

Radiation Induced Fault Generation

NASA

- (SET)s can develop in combinatorial logic
- SETs can vary in pulse width (T_{pulse}) and amplitude.




Geometry of Transistors

Loading of Transistors

Length of Routes

Switching Rates

Transistor Cutoff frequencies



Each capacitance has its own f_c

Presented by Melanie Berg

MARLUG: Applied Physics Lab, Maryland March 26th 2010

Page 8

Single Event Effects (SEEs) and IC System Error

SEUs or SETs can occur in:

- Combinatorial Logic (including global routes)
- Sequential Logic
- Memory Cells

Depending on the Device and the design, each fault type will:

- Have a probability of occurrence
- Either have a significant or insignificant contribution to system error

Every Device has different Error Responses. We must understand the differences and design appropriately.

Presented by Melanie Berg

MARLUG Applied Physics Lab, Maryland March 26th 2010

Page 9



Section II: FPGA Basics – Architectural Differences



Presented by Melanie Berg

MARLUG Applied Physics Lab, Maryland March 26th 2010

Page 10

Configuration... Only FPGAs

NASA

HDL Configuration


Configuration Defines:

Arrangement of pre-existing logic via programmable switches

- Functionality (logic cluster)
- Connectivity (routes)

Programming Switch Types:

- **Antifuse:** One time Programmable (OTP)
- **SRAM:** Reprogrammable (RP)
- **Flash:** Reprogrammable (RP)




Presented by Melanie Berg MARLUG Applied Physics Lab, Maryland March 26th 2010

Page 11

Combinatorial Logic Blocks and Potential Upsets... SETs in ASICs and Anti-fuse FPGAs

NASA



Sensitive Region



Glitch = Transient




Presented by Melanie Berg MARLUG Applied Physics Lab, Maryland March 26th 2010

Page 12

To be presented by Melanie Berg at the Mid-Atlantic Region Local Users Group (MARLUG) Meeting at Applied Physics Lab, Laurel, Maryland, May 26, 2010.



Summary: Most Significant Factors of System Error Probability $P(f/s)_{\text{error}}$ NASA



Presented by Melanie Berg MARLUG Applied Physics Lab Maryland March 26th 2010

Page 15

Antifuse FPGA Devices NASA

- Currently the most widely employed FPGA Devices within space applications
- Configuration is hardened due to fuse based technology (Metal to Metal)
- Localized (@ DFF node) Mitigation (TMR or DICE) is employed
- Clock and Reset lines are hardened

Presented by Melanie Berg MARLUG Applied Physics Lab Maryland March 26th 2010

Page 16

To be presented by Melanie Berg at the Mid-Atlantic Region Local Users Group (MARLUG) Meeting at Applied Physics Lab, Laurel, Maryland, May 26, 2010.

ACTEL RTAX-S Architecture Basics

NASA

Super Cluster



Super Cluster:

- Combinatorial Cells: C CELLS
- DFF Cells: R Cells

Source: RTAX-S/SL RadTolerant FPGAs 2009 Actel.com

Presented by Melanie Berg


MARLUG Applied Physics Lab, Maryland March 26th 2010

Page 17


ACTEL RTAX-S Combinatorial and Sequential Logic

NASA

Combinatorial logic: C-CELL




Combinatorial logic C-CELL




Super Cluster

Combinatorial logic C-CELL



Sequential logic R-CELL



Presented by Melanie Berg


MARLUG Applied Physics Lab, Maryland March 26th 2010

Page 18


NASA

Lookup Table (LUT)

10 11 12 13



Configuration Logic Block: CLB



Section III: Reducing System Error: Common Mitigation Techniques

NASA

- Block Triple Modular Redundancy (BTMR)
- Local Triple Modular Redundancy (LTMR)
- Global Triple Modular Redundancy (GTMR)
- Distributed Triple Modular Redundancy (DTMR)

Mitigation

NASA

- Error Correction or Error avoidance
- Mitigation can be:
 - **Embedded:** built into the device library cells
 - User does not verify the mitigation – manufacturer does
 - **User inserted:** part of the actual design process
 - User must verify mitigation... Complexity is a RISK!!!!!!!
- Mitigation should reduce error...
 - Generally through redundancy
 - Incorrect implementation can increase error

Want to reduce as many terms as possible:

Presented by Melanie Berg

MARLUG Applied Physics Lab, Maryland March 26th 2010

Page 21

Example: TMR Mitigation Schemes will use Majority Voting

NASA

I0	I1	I2	Majority Voter
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Best 2 out of 3

Page 22

Reducing System Error: Common Mitigation Techniques

Triple Modular Redundancy:

- Block Triple Modular Redundancy (BTMR)
-
-
-

BTMR



V
O
T
I
N
G

M
A
T
R
I
X

- Need Feedback to Correct

- Generally can not apply internal correction from voted outputs

- Errors can accumulate – not an effective technique

Reducing System Error: Common Mitigation Techniques

Triple Modular Redundancy:

-
- Local Triple Modular Redundancy (LTMR)
-
-

Presented by Melanie Berg

MARLUG Applied Physics Lab, Maryland March 26th 2010

Page 25

Local Triple Modular Redundancy (LTMR): *Vote + Feedback = Correction*



• Triple Each DFF + Vote + Feedback Correct at DFF

• Unprotected:

- Clocks and Resets... SEFI
- Transients (SET->SEU)
- Internal/hidden device logic: SEFI

Presented by Melanie Berg


MARLUG Applied Physics Lab, Maryland March 26th 2010

Page 26


Example... LTMR DFF Library Components and SETs

NASA

Combinatorial logic




Combinatorial logic




Embedded LTMR in Library Cell

Sequential logic



Combinatorial logic



ERROR if caught




Presented by Melanie Berg MARLUG Applied Physics Lab, Maryland March 26th 2010

Page 27

RTAX Example: Probability of Error Reduction

NASA

LTMR



**Hardened
Clocks**

• Error Rate must reflect frequency of operation
• Low Design Implementation Complexity

Presented by Melanie Berg MARLUG Applied Physics Lab, Maryland March 26th 2010

Page 28

Example... Upper-Bound Error Prediction for LTMR + hardened Global Routes RHBD

NASA

Given... 15MHz to 120MHz: Dynamic Error Bit Rate

$P(f_s)_{\text{SET} \rightarrow \text{SEU}}$



Source: NASA Goddard

Presented by Melanie Berg

MARLUG Applied Physics Lab, Maryland March 26th 2010

Page 29

Upper-Bound Error Prediction Actel RHBD Anti-fuse FPGA

NASA

With embedded LTMR Mitigation + Hardened Clocks



50,000 DFFs

Presented by Melanie Berg

MARLUG Applied Physics Lab, Maryland March 26th 2010

Page 30

Reducing System Error: Common Mitigation Techniques

Triple Modular Redundancy:

-
-
-
-

Global Triple Modular Redundancy (GTMR)

Presented by Melanie Berg

MARLUG Applied Physics Lab, Maryland March 26th 2010


Page 31

Global Triple Modular Redundancy (GTMR): Largest Area → Complexity

Non-Mitigated



Mitigated



- Triple Entire Design
- Triple I/O and Voters
- Unprotected – hidden device logic SEFIs
- Can not be an embedded strategy: Complex to verify

Presented by Melanie Berg

MARLUG Applied Physics Lab, Maryland March 26th 2010

Page 32

GTMR Proves To be A Great Mitigation Strategy... BUT...

NASA

- Triplicating a design and its global routes takes up a lot of power and area
- Not part of the provided and well tested/characterized library elements
- Generally performed after synthesis by a tool— not part of RTL
- Difficult to verify
- Additional complications with Clock Skew and domain crossings
- Can be implemented in an ASIC... but is not considered as a contemporary methodology

Presented by Melanie Berg

MARLUG Applied Physics Lab, Maryland March 26th 2010

Page 33

Reducing System Error: Common Mitigation Techniques

NASA

Triple Modular Redundancy:

-
-
-

• Distributed Triple Modular Redundancy (DTMR)

Presented by Melanie Berg

MARLUG Applied Physics Lab, Maryland March 26th 2010

Page 34

DTMR

NASA

- Looks a lot like GTMR only difference is that the Global routes and I/O are not triplicated
- Small reduction in area vs. GTMR
- Small reduction in power vs. GTMR
- Can be slightly slower than GTMR because all circuitry share the same clock

Presented by Melanie Berg MARLUG Applied Physics Lab Maryland March 26th 2010

Page 35

Section IV: The Automation Process

NASA

Presented by Melanie Berg MARLUG Applied Physics Lab Maryland March 26th 2010

Page 36

To be presented by Melanie Berg at the Mid-Atlantic Region Local Users Group (MARLUG) Meeting at Applied Physics Lab, Laurel, Maryland, May 26, 2010.

Automation through Synthesis

NASA

- Mentor Graphics and Synplicity provide TMR insertion
- It is up to the designer to understand which type of TMR to implement based on the target FPGA and the target space environment

FPGA	LTMR	DTMR	GTMR
Antifuse			
SRAM			
Flash			



General Recommendation



Not Recommended but may be a solution for some situations



Will not be a good solution

Presented by Melanie Berg

MARLUG Applied Physics Lab, Maryland March 26th 2010

Page 37

Automation Process

NASA

VHDL

Select Mitigation

Synthesis

Review Synthesis Output

Gate Level Simulations

Presented by Melanie Berg

MARLUG Applied Physics Lab, Maryland March 26th 2010

Page 38

To be presented by Melanie Berg at the Mid-Atlantic Region Local Users Group (MARLUG) Meeting at Applied Physics Lab, Laurel, Maryland, May 26, 2010.

Summary



- SEEs will affect FPGAs in space radiation environments
- TMR has been the most effective SEE mitigation technique
- There are many types of TMR:
 - BTMR
 - LTMR
 - DTMR
 - GTMR
- Vendors have integrated different TMR schemes into their synthesis package
- The designer must be aware of the target FPGA and its SEE sensitivity before using any automated approach
- After TMR insertion, a rigorous review and simulation process must be performed